The Role of Tunnel Barriers in Phase-State Low Electron-Number Drive Transistors (PLEDTRs) 
I. INTRODUCTION
T HE ongoing quest to develop smaller and faster memories is leading to chips with increasingly complicated structures and higher power consumption. Dynamic random access memories (DRAMs) are currently used as main memories in computers because of their high capacity and high speed. DRAM technology, however, has an inherent drawback: contradictory requirements of further reduction in cell size and, at the same time, maintenance of signal-to-noise ratio (SNR) large enough to guarantee operation. Since there is no gain in the present DRAM cell, it requires a large cell-capacitor to produce a sufficiently large sense signal. To surmount this drawback of DRAMs a new Phase-state Low Electron-number Drive Memory (PLEDM) cell has recently been proposed for high-density and high-speed random access memories based on gated vertical tunnel structures [1] (Fig. 1) . While conventional DRAMs consist of one-transistor and one-capacitor cells, the PLEDM cell uses two transistors instead to make a gain cell in a smaller area by stacking a new transistor, Phase-state Low Electron-number Drive TRansistor (PLEDTR) onto the gate of a conventional MOSFET. Since this memory cell has gain, the charge stored in one cell can be as small as 0.2 fC for a lateral device area of m [2] , and so high-speed writing is realized with a small ON-current. In addition, the PLEDM cell The authors are with the Hitachi Cambridge Laboratory, Hitachi Europe Ltd., Cambridge CB3 0HE, U.K.
Publisher Item Identifier S 0018-9383(01)03240-3. effectively occupies the area of just one transistor. In principle, it is possible with this cell to achieve a retention time longer than 10 years [3] , enabling a nonvolatile memory with ultra low voltage operation to be realized. As a key component of the PLEDM, the new PLEDTR has recently been fabricated using a standard 0.2-m silicon process [2] , [4] , [5] . By feeding the experimental characteristics into a circuit simulation, it was shown that random access memory operations with 10 ns read/write times should be possible in the PLEDM cells [2] . The PLEDTR is a vertical tunnel transistor with ultrathin tunnel barriers in the intrinsic silicon channel. To optimize the performance of the PLEDTR, various barrier configurations in the channel were examined in the experiment. It was found that the basic subthreshold characteristics could be described using the theory of double-gate SOI MOSFETs [6] . However, the PLEDTRs have also shown various unique characteristics that are different from conventional MOSFETs. The drain current ( ), for example, has virtually no dependence on the source-to-gate bias ( ) at the ON-state when the source-to-drain voltage ( ) is very small. This is entirely different from the standard linear drain current-gate voltage ( -) dependence seen for the MOSFETs in the triode region. Also, a large current asymmetry was observed between the forward and reverse polarities. These characteristics are thought to result from the tunnel barrier configurations, but have so far not been fully understood. This paper intends to address this issue by providing a detailed analysis of these novel characteristics and a design guideline of the PLEDTR with a fully depleted (FD) channel by using a two-dimensional (2-D) numerical simulation which takes account of tunnelling currents through very thin tunnel barriers in the channel.
II. PLEDTR STRUCTURES AND SIMULATION METHOD
The PLEDTR structures used for the present analysis are shown in Fig. 2 . The channel consists of intrinsic polycrystalline silicon (poly-Si) with very thin silicon nitride (Si N ) or silicon dioxide (SiO ) insulating films. The channel length ( ) and the gate separation ( ) are chosen to be 350 nm and 0.2 m, respectively, which give an aspect ratio high enough to realize a FD channel. For a uniform channel structure (see Structure A in Fig. 2 ) the subthreshold voltage slope ( ) has been estimated to be 83 mV/decade by the scaling theory [3] , [6] . The gate width, a dimension perpendicular to the plane of Fig. 2 , is chosen to be 0.4 m. In the present analysis, four different channel structures are investigated: Structures A-D as depicted in Fig. 2 . Structure A is a standard n -i-n structure used as a reference. Structure B has two tunnel barriers at the boundary between the heavily-doped poly-Si contact regions and the channel region. The source and drain barriers (SDBs) are thermal nitride layers formed by using self-limiting nitridation process of silicon [7] . These barriers have been proven to be very effective to prevent phosphorus atoms diffusion, maintaining the entire channel region at a relatively low doping concentration [5] . This enables good potential modulation in the channel region via the gate voltage. In addition, the SDBs are supposed to increase the relative contribution of the high-energy part of the injected electrons and to reduce leakage current such as gate induced drain leakage current at the drain side. Structures C and D have a single or multiple central shutter barriers (CSBs) in the intrinsic channel which move up and down energetically in alignment with the gate bias. The CSB is intended to yield a further reduction of the OFF current, while still maintaining a high ON-current in the device. The p -side-gate is formed by boron-doped poly-Si with cm , and thickness of the gate oxide layer is 10 nm.
In the present simulation electron tunnelling through SDBs and CSBs is included into the drift-diffusion (DD) model in the following simple method. First, the tunnelling current through a single tunnel barrier is calculated quantum-mechanically at room temperature by solving the one-dimensional (1-D) Schrödinger equation and Poisson's equation self-consistently. The energy dependent transmission probability is calculated in the transfer matrix method, and the tunnelling current is calculated by using the Tsu-Esaki formula [8] . The resulting data of the curves are stored for various values of barrier thickness. Second, the same diode structures are then simulated using our 2-D DD simulator with various energy-barrier heights for the barrier region. The DD simulator used in this work has been developed originally for compound semiconductor heterojunction devices [9] , [10] , in which the bandgap discontinuity at heterojunctions is treated explicitly and has also been used intensively for silicon devices [11] , [12] . The electron affinity (i.e., the energy-barrier height) is adjusted so that the calculated curves show the best fit to those obtained by the above quantum mechanical calculations. This calibration is usually done for the voltage range from zero up to 1 V, and a fairly reasonable fit can be obtained over a wide range of barrier thicknesses. As an example, Fig. 3 shows the current density versus voltage curves calculated at room temperature for a two-terminal diode structure with a single 2-nm thick Si N barrier by using the present modeling (solid circles) and with quantum-mechanical modeling (open squares). The present simple modeling was found to be good and practical for modeling nonlinear characteristics of tunnel barriers as thin as a few nanometers. It should be noted that the calibration has been done at room temperature in the present work, and a different fitting would be necessary for simulations at other temperatures because the temperature dependence of the DD current is in general different from that of the tunnelling current. Although the calibration is performed for 1-D barrier structure, the present model is applicable to the 2-D and 3-D case as long as the electron distribution is in local quasi-equilibrium around the tunnel barriers. But this model will not be appropriate for the cases where the electron distribution near the barriers is far from equilibrium, resulting in an electron temperature far above that of the lattice [13] . This is mainly because the electron distribution is described by using the local quasi-Fermi energy in our DD simulator. Fig. 3 also shows the experimental data for a two-terminal single Si N barrier diode taken from [3] . The thickness of the Si N layer in the diode was estimated from TEM images to be 2 nm with a fluctuation of about 25%, and the difference between the simulated results and the experimental data in Fig. 3 is due to this experimental uncertainty of the barrier thickness. Finally, the parameters obtained from the calibration are fed into our 2-D DD simulator for calculating full transistor characteristics for the PLEDTR. We note that carrier transport in the poly-Si regions is modeled by using the effective mobility to take account of grain boundary barriers [14] .
III. RESULTS AND DISCUSSION

A. Effects of Tunnel Injection via SDBs
First, the effects of the SDBs on the characteristics are investigated comparing Structures A and B. Fig. 4(a) and (b) shows thecharacteristics with of 0.05 V, 0.1 V, and 1.0 V simulated for Structure A:
is plotted both in (a) logarithmic and (b) linear scales. Fig. 4(c)-(f) shows the characteristics in the same manner for Structure B with nitride SDBs with thicknesses of 1.5 nm (Fig. 4(c) and (d) ) and 2.0 nm (Fig. 4(e) and (f)), respectively. Comparing these results it can be seen that the overall drain current in the large regime beyond 1 V (ON current) decreases with increasing SDB thickness, and the curves becomes flatter. As seen clearly in Fig. 4(b) , (d), and (f), with increasing the SDB thickness, the dependence of at low beyond threshold changes from a linear form in Fig. 4(b) to a virtually independent form in Fig. 4 (f), a characteristic which has been observed experimentally for Structure B (see Fig. 5 ). These simulation results indicate that, in this regime, the drain current is limited by the tunnelling injection of electrons through the source barrier. The virtually constant currents seen for low in Fig. 4 (f) are determined by the tunnel resistance of the SDBs which is much larger than the bulk channel resistance at the ON-state. On the other hand, the drain current in the subthreshold regime (OFF-current) does not change with increasing the SDB thickness. This is because the resistance in this regime is dominated by the large central built-in electrostatic potential barrier between the channel and p -gate region.
Experimentally, a large asymmetry of the -characteristics has been observed between forward and reverse source-todrain bias polarities. Typical experimental characteristics are shown in Fig. 5(a)-(d) : Fig. 5(a) and (b) for the forward and Fig. 5(c) and (d) for the reverse bias directions. It is found that the difference in the drain currents for the forward and reverse is very small for as small as 0.05 V but becomes larger with increasing . Such an asymmetry in the drain currents could neither be explained by a possible difference in dopant activation efficiency in the source and drain contacts nor by an inevitable geometrical asymmetry in the vertical channel of the PLEDTR. The most plausible origin of this asymmetry is a difference in the thickness of the SDBs, and the following analysis supports this hypothesis. Fig. 6(a)-(d) shows the -characteristics simulated for the PLEDTR with 1.5-nm thick source and 2.0-nm thick drain barrier. In these simulations, the poly-Si channel is assumed to be lightly doped at cm in accordance with a SIMS analysis of the fabricated devices [5] . Overall results agree well with the experimental data shown in Fig. 5(a)-(d In the forward direction, the bias distributes almost equally over the source and drain junctions. By contrast, in the reverse direction, almost all voltage drop is seen at the drain junction. The finite voltage drop across the thinner source barrier in the forward direction causes a larger tunnelling compared to the reverse direction, leading to the current asymmetry of the ON-state. Such an unbalanced voltage distribution between the two tunnel junctions will be enhanced when increases, and consequently the current difference becomes larger with increasing . We note that direct experimental evidence of a small difference in the thickness of the SDBs is rather hard to obtain from TEM images due both to the layer thickness fluctuation and TEM resolution, but it is expected from the fabrication flow that the drain barrier tends to be thicker than the source barrier because of the sequence of heating processes in the layer growth. 
B. OFF-Current Reduction by Introducing CSBs
In this section, we investigate the effects of the CSBs for Structures C and D and how they reduce the OFF-current. The effects of a single CSB on thecharacteristics are shown in Fig. 9 (a)-(f): Fig. 9 (a) and (b) as a reference for no central barrier (Structure B), Fig. 9 (c) and (d) for a 1.5-nm thick nitride barrier and Fig. 9 (e) and (f) for a 2.0-nm thick nitride barrier. The thickness of the SDBs was fixed to be 1.5 nm. It should be noted that, with increasing the SDB thickness, the reduction of the current is pronounced in the subthreshold regime. The thicker CSB adds a more opaque tunnel barrier onto the electrostatic potential barrier in the centre of the channel, and results in a further decrease of the OFF-current. The OFF-current at V reduces from A for Structure B [ Fig. 9(a) ] to A for Structure C with a 1.5-nm thick CSB [ Fig. 9(c)] , and down to A with a 2-nm thick CSB [ Fig. 9(e) ]. It should be noted that thecurves at the ON-state show quasi-linear voltage dependence for Structure C as seen in Fig. 9(d) and (f) in contrast with the current saturation seen for Structure B, as now the resistance of the device is dominated by the CSB.
Structure D with four 1.5-nm thick nitride CSBs in the channel was also investigated. The spacing between the nitride barriers is set to 70 nm, and the total poly-Si channel length ( ) is kept at 350 nm. Fig. 10(a) and (b) shows the -characteristics for Structure D. Corresponding energy band-diagrams are also plotted in Fig. 10 for (c) OFF-( V) and (d) ON-states ( V). For Structure D, the OFF-current at V is A which is about 29% of that for Structure C with the single CSB [ Fig. 9(c) ]. This simply reflects an increase in the number of CSBs in the channel from one to four. These results indicate a fine-tuning of the OFF-current may be done by selecting an appropriate number and corresponding thickness of the CSBs.
IV. CONCLUSION
Based on a calibrated DD solver to correctly account for tunnelling barriers, we have numerically studied the characteristics of a vertical tunnel transistor (PLEDTR), which is an integral part of a recently proposed memory cell (PLEDM). In agreement with experiment, we found the transistor characteristics of the ON-state to depend strongly on the thickness of the SDBs, with a current saturation as a function of at low source-drain voltages when the tunnelling injection via the source barrier becomes the dominant resistance. The asymmetry seen experimentally in the characteristics could well be explained by accounting for asymmetric SDBs. Finally, barriers placed in the central channel region were shown to reduce the current in the subthreshold region substantially. The combination of source, drain, as well as central barriers allows for optimal device tuning.
